We present architecture, critical design issues and perfonhance measurements of PETRIC, a 64-channel mixed signal front-end integrated circuit (IC) for reading out a photodiode (PD) array coupled with LSO scintillator crystals for a medical imaging applicationa (PET). Each channel consists of a,low noise charge sensitive pre-amplifier (CSA), a RC-CR pulse shaper and a winner-take-all (WTA) multiplexer that selects the channel with the largest input signal. Triggered by an extemal timing signal, a switch opens and a capacitor stores the peak voltage of the winner channel. The shaper rise and fall times are adjustable by means of external current inputs over a continuous range of 0.5 ps to 10 ps. Power consumption is 5.4 mW per channel, measured Equivalent Noise Charge (ENC) at lps peaking time, zero leakage current is 33 rms electrons plus 7.3 rms electrons per pF of input capacitance. Design is fabricated in 0.5 pm 3.3V CMOS technology.
I. INTRODUCTION
We are designing a Positron Emission Tomography (PET) detector module to identify 51 1 KeV photons generated by positron annihilation with good spatial and temporal resolution. This design consists of an 8 by 8 photodiode (PD) array of 3 mm2 pixels to read out an array of LSO scintillator crystals. Whenever a gamma ray interacts in the scintillator array, a timing signal is generated by a single Photomultiplier Tube (PMT) (also connected to all of the LSO crystals). The PMT provides an accurate timing pulse and initial energy discrimination for the 64 crystals in the module. The PD array identifies the crystal of interaction, the sum of the charges collected at the PMT end and at the PD end, PD+PMT, provide a total energy signal while the depth estimator ratio PD/(PD+PMT) determines the Depth Of Interaction (DOI) in the crystal. Figure 1 shows the detector module.
The large number of electrons generated by the LSO crystal during gamma interaction (3000-5000) makes the noise due to statistical fluctuation in photon emission by the PMT negligible. The electronic noise at the PD end is important, given the constraints of the detector capacitance (-3pF), leakage current (300 PA) and data rate (peaking time -Ius) and thus must be minimized [I] . The identification of the crystal of interaction has to occur in a 'This work was supported in part by the U.S. Department of Energy under Contract No. DE-AC03-76SF00098, and in part by Public Health Service Grant Nos. POI-HL25840 and RO 1 -CA679 1 1.
short time compared to the expected period between different input events (1 0 pddetector module).
The PETRIC provides a unique mixed-signal solution to readout the signal from PD array trough the novel on-chip integration of an array of highly sensitive amplifier channels with a Winner-Take-All multiplexer. 
INTEGRATED CIRCUIT REQUIREMENTS AND
The use of CMOS amplifiers for PET front-end electronics was evaluated in [2] . The PETRIC has to simultaneously acquire input signals and perform analog and digital readout; it can be set in the desired configuration (gain, channel masking) before acquisition and readout begin. Input signals come from a 64 pixels photodiode array DC coupled to the IC; each photodiode has a shunt capacitance Cd of -3 pF and a dark leakage current Idark in the range of [loo-6001 PA. The IC continuously outputs the amplified pulse signal corresponding to the element of the array with the highest signal and its digital address. The peaking time and the gain must be adjustable to comply with different signal/data-rate systems. An externally generated track-and-hold signal stores the pulse peak voltage on an on-chip capacitor. Electronic noise should dominate; therefore it must be minimized. Noise contributions from the electronic readout and from the leakage current of the detector have been studied extensively in the field of electronics for high-energy physic experiments [3 I. Power consumption should be minimized since the module that hosts the IC does not provide cooling. We have selected a 0.5 um 3.3 V CMOS technology with silicide block and linear capacitor options based on current availability. We have fabricated and tested a 16-channel amplifier prototype and a 16-channel WTA prototype; these prototypes' designs, with minimal modification, were merged into the 64 channel IC. Noise coefficients for l/f noise extracted from prototype measurement showed that the l/f noise contribution to the Equivalent Noise Charge (ENC) is relevant at our target shaping time and input leakage current. The chip architecture is shown in fig. 2 . Input charge signals are pre-amplified and filtered to optimize signal to noise ratio. The Winner-Take-All (WTA) circuit, DC coupled to the amplifier outputs, continuously selects the channel with the largest input and connects it to an output buffer. A dummy channel, without an amplifier, presents a DC only voltage to the WTA and acts like a threshold that the other channels need to exceed in order to be identified as the winner. The dummy channel should be selected when no input signal comes from the PD and prevents the WTA from switching due to electronic noise. The choice of the threshold voltage comes from consideration of the electronic noise at the output of the amplifier channel, coupling from the switching circuit to the sensitive amplifiers, the DC output dispersion of the amplifiers and the DC input dispersion of the WTA. The threshold should be large enough to prevent switching due to noise, while it should be small enough to allow identification of small signals. Triggered by an off-chip signal, a track-and-hold capacitor can store the analog peak voltage. The control logic sets the preamplifiers' gains, masks individual channels form the WTA and connects a calibration circuit for testing. For minimum cross-talk between the digital and the sensitive analog sections it is possible to externally gate the digital signal from the WTA to the encoder: in this way the encoder can be activated after the peak voltage has been stored in the holding capacitor.
CIRCUIT DESIGN AND LAYOUT

A. Ampliper Channel
The amplifier channel consists of a low-noise charge sensitive amplifier (CSA) followed by a RC-CR shaper and AC amplifier.
I ) Charge Sensitive Preamplifier
The CSA is a Common Source cascode stage with regulated cascodes to boost DC gain, followed by a source follower stage. The input device Minp is a PMOS with gate capacitance Cinp; the size of Minp has been chosen as a compromise b f noise minimization (Cinp = Cd) and thermal noise tion (Cinp = 1/3 Cd) [4] and its bias current lbias = I 1 +I2 sets its region of operation at the onset of a strong inversion to obtain a reasonable g d l b i a s ratio while achieving high transconductance gm-8mS [5]. Main noise contribution comes from the input device of the preamplifier, although the noise contribution from the current sources 11 and I2 are non negligible due to the low power supply and the limited voltage available to degenerate them 2) Pulse Shaper
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The pulse shaper is a two stage Gm-C filter and it is a single-ended, first order version of the design presented in [SI. The two identical Operational Transconductance Amplifiers (OTAs) OTAl and OTA2 that determine the time constants are based on the designed presented in [9] ; they use transistor operated in the triode region to degenerate their input differential pairs. The OTAs' tail current can be externally adjusted to modi@ their transconductance and achieve the desired shaping time. The filter is followed by an AC amplifier that provides no shaping, due to the long time constant introduced by OTA3 and its feedback capacitance; this block eases the requirements of large signal linearity of the preceding blocks at the expenses of power consumption. 
CR-RC
B. Winner-Take-All
The Winner-Take-All (WTA) circuit is DC coupled to the previous amplifier stage and is based on the design presented in [IO] ; it consists of a Voltage-to-current (VtoI) converter followed by a high gain non-linear differential circuit. The VtoI circuit consists of a resistor followed by a Common Gate stage. The WTA cells in each channel share a common tail current Icom that is taken by the channel with the largest input, like in a large-signal driven differential pair. The channel with the highest input voltage has Iout = Icom while all the others lout will be -0; a current comparator compares the output current of each channel to a fixed current and generates the logic signal that identifies the winning channel. Due to its high gain, the main source of error of the WTA is due to transistor mismatch in the Vtol. The selection circuit is designed to have a first-order response and a GBW product of 8 MHz. When its switch is toggled by an external signal, the Track and Hold capacitor stores the analog voltage from the preceding stage; charge injection and clock feedthrough are minimized by a compensation scheme [l 11. The threshold voltage for the dummy channel is set to be 40 mV. 
C. Control Logic
The digital control section has been synthesized from a state-machine diagram using standard cells. The logic uses static, fdly synchronous CMOS registers. Decoding a digital protocol based on the Xicor 12C, this logic circuit controls the gain and reset time constant of the preamplifiers, masks out unwanted channels from the WTA, connects different channels to the calibration capacitance, and produces an error bit when multiple channels are selected. The IC can be set to operate in two different modes: In WTA (default) mode WTA selects the channel with the highest output signal. In MUX (test) mode a channel selected by the user is buffered to the analog output.
D. Layout
To minimize coupling to the sensitive amplifier from the switching circuitry, separate quiet power supply lines and pads have been utilized for the input transistors supply, input transistors' well, the amplifier channel, while the WTA, the encoder and the digital section shares the same supplies. Nonpower carrying substrate contact lines are employed; furthermore to take full advantage of the low resistive substrate and to reduce substrate noise the chip back has been gold plated [12] . The layout is pad-limited: the bond pad size and spacing has been dictated by minimum line pitch and bonding constraints on the Printed Circuit Board that will host the IC. The die area is 4.5 by 4.8 mm'. The capacitors in the preamplifier are realized as Metal 1 to Metal 2 plates while all the other capacitors are implemented using the linear capacitor option, i.e. polysilicon-thin-oxide-p+diffision. Test pads have been provided at the output of the CSAs, shapers, and AC amplifiers and to monitor the status of the internal digital decoder. 
IV. PERFORMANCE MEASUREMENTS
A. AmpliJer Channel
I) Gain
We measured the gain of the amplifier's channel using external injection capacitors. At maximum gain setting (120mV/ 1000ev), lus peaking time (achieved with equal time constant in the shaper rise and fall times), detector capacitance Cd = 3.7 pF, the gain is linear within 1% in the range of [750-40001 e-input charge. For higher input charges [5K-9K] e-the non-linearity of the pulse shaper degrade the performance and finally the output stage enters into saturation for input charges bigger than 9Ke-. Using the internal calibration circuit we have measured a 3% relative sigma gain dispersion between channels on the same IC.
2) Pulse Shaping
achievable in the range of 0.7 -10 ps.
3) DC Output Offset Voltage
of the amplifier channel is determined by the input random offset of the feedback transconductor of the AC amplifier. Measurements show a value for the sigma DC offset of 8 mV.
4) Electronic Noise
Noise measurements were performed on a test board, since a detector module was not yet available at the time of publication of this paper. The characterization of the chip noise performances was carried out on both unbonded channels (no external load) and on channels that were bonded to outside loading capacitors. Input Equivalent Noise Charge (ENC) was measured on each channel as the standard deviation of the output peak voltage distribution, assumed to be gaussian. In fig.8 the results of the measurements are plotted as a function of the input external capacitance at a filter peaking time setting of Ips. Even if these data do not take in account any leakage detector current, the results confirm noise performances well below the required 200 electrons specification for a foreseen 3pF load. Noise performances were also measured as a function of the filter peaking time setting, as plotted in fig.7 , to extrapolate the I/f noise floor limit, for three different input capacitances. The data in this plot report a dominance of white noise contribution until 1 Ops peaking time and confirm an ENC scaling with capacitance equal to 7.2 electrons per pF. As a crosscheck, input referred noise spectral density was extracted from measurements and compared to the expected one. In a linear system the input referred noise charge can be expressed as where Sw is the input noise spectral density, A, is the white series noise coefficient, A2 is the l/f series noise coefficient, A3 is the parallel noise coefficient, Ctot is the total input capacitance and z is the filter peaking time. At Ips peaking time, the filter bandwidth is large enough to assume that the white noise contribution to the total input noise is dominant, in absence of parallel noise. The relation between ENC and input capacitance is linear and the input white noise spectrum can be inferred from the measurements.
With a measured Ai value close to 1, the preamplifier input white noise spectral density is equal to 1.3 nVldHz in agreement with the simulation results. Data in fig. 7 Figure 8: ENC vs. detector capacitance at 1 ps peaking time.
B. Ampllfers and Winner-Take-All
I ) Channel Selection
The WTA selects the input channel with the highest dc voltage in less than 150 ns, connects it to the analog buffer amplifier, and outputs the digital address bits of the winning channel. The time that the WTA takes to identify the winner channel is the sum of the switching times of the WTA cell, the current comparator and the decoder. 
2) Input DC Threshold Dispersion
Connecting two channels at the time to the WTA, one channel with no input signal and the dummy threshold channel, we have varied the threshold channel voltage until the other channel would be identified as the winner. We have measured 20 mV r m s DC dispersion at the input of the WTA. This is the sum of the output dispersion of the amplifier channel and the input of the WTA channel. 
V. CONCLUSIONS
Compactness, high performances and flexibility make PETRIC a unique and ideal solution for PET camera modules front-end readout. Due to the flexibility of its architecture and of the analog front end, the I is well suited for any application employing low capacitance PD detectors in moderate to high data rate environments and it is currently employed in single photon cameras readout [ 131. Future directions of this work include on-chip integration of a peak detection circuit and band-gap voltage reference, a self-adjusting reset scheme in the preamplifier and a characterization of the ESD protection structures for production development.
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